In this article, we investigated the design and implementation aspects of multilevel discrete wavelet transform (DWT) by employing a finite impulse response filter on field programmable gate array platform. We presented two key multiplication-free architectures, namely, the distributed arithmetic algorithm (DAA) and residue number system (RNS). Our goal is to estimate the performance requirements and hardware resources for each approach, allowing for selection of the proper algorithm and implementation of multilevel DAA- and RNS-based DWT. The design has been implemented and synthesized in Xilinx Virtex 6 ML605, taking advantage of Virtex 6?s embedded block RAMs. The results reveal that the DAA-based approach is appropriate for a small number of filter taps, while the RNS-based approach would be more appropriate for more than 10 filter taps, yet both DAA- and RNS-based approaches offer high signal quality with peak signal-to-noise ratio as 73.5 and 56.5 dB, respectively.
Discrete wavelet transform, distributed arithmetic algorithm, field programmable gate array, residue number system
ALZAQ, HUSAM and ÜSTÜNDAĞ, BURAK BERK
"A comparative analysis of 1-level multiplier-free discrete wavelet transform implementations on FPGAs,"
Turkish Journal of Electrical Engineering and Computer Sciences: Vol. 26:
5, Article 3.
Available at: https://journals.tubitak.gov.tr/elektrik/vol26/iss5/3