Improved transient response capacitor less low dropout regulator employing adaptive bias and bulk modulation

Suresh ALAPATI*, Sreehari Rao PATRI
Department of Electronics and Communication Engineering, National Institute of Technology Warangal, Telangana State, India

Received: 27.07.2017 • Accepted/Published Online: 18.06.2018 • Final Version: 28.09.2018

Abstract: This paper presents a low quiescent current, fast settling time, and adaptively biased capacitor less low-dropout (LDO) regulator. The topology involves a segmented pass transistor with bulk modulation and adaptively biased current control stages to improve the transient performance. The bulk modulation of the pass transistor assists in fast settling of the output voltage. The frequency compensation makes the LDO voltage regulator stable adaptively over load current transitions. In addition, the biasing stage is designed such that it adapts to the load transitions while consuming the quiescent current abstemiously. This arrangement further improves settling time to be within 1 µs while restricting undershoot/overshoot to 171 mV/82 mV for a load current transition between 0 and 100 mA with load capacitor of 40 pF. The LDO regulator is designed using 0.18 µm UMC CMOS process by consuming 1.5 µA quiescent current at no loads.

Key words: Dropout voltage, adaptive biasing, bulk modulation, telescopic amplifier, voltage regulator

1. Introduction

The system on-chip (SoC) for portable appliances requires a power management unit that supplies power to its corresponding subsystems. For instance, basic operations of digital systems require different supply voltages as compared to that of clocking [1]. In addition, their analogue counterparts demand different supply voltages. These required voltages can be supplied by switching or low-dropout (LDO) regulators. LDO regulators with small footprint and less noise prevail over their switching counterpart. The typical response time of a LDO regulator for digital loads is expected to be in the range of 1 µs with tight boundary requirements on dynamic and static load/line tolerances and optimum power consumption [2, 3].

There exists a trade-off among multiple critical design parameters of LDO. The realization of LDO striking a reasonably good balance amongst these parameters simultaneously is a daunting task. They include optimum frequency compensation meeting stability requirements over the entire range of load currents, less footprint area, high-current efficiency, low output voltage undershoot/overshoot, and an accurate output voltage. To support multiple digital loads operated simultaneously and obtain a good throughput, a fast-transient response is mandatory [4]. A stage with a capacitor multiplier is used to improve the dynamic performance of LDO [5] but at the cost of increased power consumption. A flipped voltage follower based LDO [6] is used to reduce power consumption but suffers from low load and line regulation due to inferior dc gain. A fast-transient response is achieved in [7], but the LDO consumed a large quiescent current of 6 mA for the design, making it unsuitable

*Correspondence: suresh.sieger@gmail.com

This work is licensed under a Creative Commons Attribution 4.0 International License.
for battery operated applications. The LDO in [8] achieved a better transient response and used an adaptive frequency compensation technique for compensation but achievement of accurate pole-zero cancellation is not possible. A class AB push pull error amplifier employed for LDO in [9] enhances slew rate at the gate of pass transistor and achieves a relatively good transient response. However, the stability at lower load currents below 50 μA is not ensured. Regulators proposed in [10, 11] use an adaptive two and three stages based upon load current demands to regulate the output but it consumes higher quiescent currents and drains the battery, affecting current efficiency.

The various trade-off parameters such as the relationship between the fixed bias current of error amplifier and lowest load current, the influence of adaptive bias ratio on transient response, and limitation of improvement in transient response with use of excess bias current at higher load conditions are discussed in [12]. The role of bulk modulation in improving the transient response is properly stated in [13]. However, an amplifier is used to drive the bulk terminal of the pass transistor and carries a large quiescent current and affects current efficiency.

The sluggishness and large variations of output voltage transient response due to the large single pass transistor used in conventional capacitorless LDO regulators is discussed in [14, 15] and a pass transistor segmentation based capacitorless LDO proposed offered a better transient response and stability at lower load currents. However, the settling time and transient response are poor. A slew rate enhanced capacitorless LDO based on output transient detection is proposed in [16]. However, the large bias current used for the topology affects the current efficiency. Another capacitorless LDO that employs a capacitive coupling from output to a biasing circuit is proposed in [17]. However, an extra amplifier inserted in the feedback path occupies excess area and degrades stability. An auxiliary undershoot reduction circuit operated in the subthreshold is used for the capacitorless LDO reported in [18]. However, the circuit is complex and the settling time of the undershoot voltage is large.

In the present paper, the segmentation of pass transistors and their selection for regulation according to the load improves stability and transient response. The adaptive biasing of error amplifier improves the load regulation and current efficiency. The pass transistor’s bulk modulation in addition to its gate drive settles the overshoots sooner. The proposed LDO circuit implementation is introduced in Section 2, followed by a detailed discussion of each stage in their subsections. The results are reported in section 3. Conclusions regarding the proposed regulator are stated in section 4.

2. Proposed circuit implementation of LDO

The proposed LDO topology shown in Figure 1 consists of a high gain error amplifier constituting transistors M_{d1}-M_{d6}, buffer transistors M_{b1}-M_{b2}, and two segmented pass transistors M_{P1} and M_{P2}, one supporting lower currents while the other higher load currents. The output voltage is sampled by resistors R_{F1} and R_{F2} to provide a level shifted voltage to the noninverting input of the error amplifier whose other input is constant voltage V_{ref}. A fixed bias current I_B of 1 μA is used at the tail of error amplifier that ensures the stability of LDO for a lower load current. A compensation capacitor C_g is connected between output and node V_b through a common gate transistor M_{d4}. The bulk modulation of the pass transistor is done through a R_1C_1 network. The design intricacies of the LDO are discussed in the following sections.

2.1. Error amplifier configuration

Power efficiency and high accuracy are the required attributes of an error amplifier of the proposed LDO. A pseudotelescopic amplifier with load transistors (M_{d5}, M_{d6}) is used that isolates driving transistors (M_{d1}, M_{d2})
from its output node $V_{ab}$ through current buffer transistors ($M_d3, M_d4$). The error amplifier receives inputs from a feedback network (consisting of resistors $R_F1$ and $R_F2$) and a reference voltage. The transconductance of ($M_d1, M_d2$) is adjusted dynamically by tail current source as explained in section 2.4. The output resistance at node $V_b$ is $R_{out} = \left( g_{md4} \times r_{d4} \times r_{d2} \right) \parallel r_{d6}$ and the small signal voltage gain is $g_{md1} \times R_{out}$. The $g_{md4}$ and $g_{md1}$ are the transconductance of $M_d4$, $M_d1$ transistors and $r_{d4}$, $r_{d2}$, $r_{d6}$ are the intrinsic resistances of $M_d4$, $M_d2$, and $M_d6$ transistors, respectively.

2.2. Pass transistor segmentation and control section
In the conventional capacitor less LDO regulator a single large size pass transistor supports both heavy and lower load currents. The large size of the pass transistor leads to corresponding large gate capacitance affecting the slew rate and thereby resulting in sluggish transient response. Moreover, the proximity of the output pole and pass transistor pole degrades the stability especially at lower and light load conditions. The mobile appliances remain in standby operations for a longer period of time before they wake up for the operation, and so a single large size pass transistor used for handling both operations slows the response of the error amplifier and also consumes more power for regulation. Thus, a single error amplifier driving segmented pass transistors one catering to lower load currents while the other for higher load currents is used. The control section comprising transistors ($M_c1, M_c2$) is used to switch between the pass transistors adapting to load demands. The segmentation improves the transient response and balances stability over the entire load current range while occupying a relatively small footprint area and consuming less power.

2.3. Adaptive bias structure
The bias requirements of the LDO are different for different loads. Higher gain and faster operation are required at higher load currents as compared to lower loads to improve current efficiency. Accordingly, the bias of the
error amplifier is made adaptive. A fixed current source is employed to meet the bias requirements at lighter loads. As the load varies, the corresponding variations are sensed by the current sensing feedback loop formed by $M_{ab1} - M_{ab2} - M_{ab3}$ and scaled down suitably. This arrangement ensures minimum phase margin at lower load currents [12] while optimizing bias currents at higher loads.

2.4. Frequency compensation

The proposed LDO architecture strikes better trade-offs among gain, bandwidth, and magnitude of the transient load ripple. In the conventional on-chip LDO, the pass transistor gate capacitance constitutes the dominant pole, while the pole corresponding to the output node is nondominant. This composition makes the regulator unstable at lower loads, while it is unconditionally stable at higher loads. However, due to the pass transistor segmentation, only the smaller pass transistor is active at lighter loads. This arrangement makes the pole due to the pass transistor gate nondominant, forcing the pole at the output node to become dominant. As the load current increases, the poles start moving closer, affecting the stability. This requires one to compensate the LDO against load variations.

The capacitance $C_g$ along with the current buffer transistor $M_{d4}$ as shown in Figure 2 generates a zero that compensates the movement of the load pole, making the system stable. This compensation is attributed to the adaptive biasing applied to the error amplifier that varies the transconductance of transistor $M_{d4}$ as per load variations. Further, this arrangement avoids the feed forward signal path and thus gets rid of the right-hand plane zero. However, the slow response of the adaptive biasing loop may not support the stability over entire load currents, in particular, during transients from low to high load transitions, which may lead to oscillations. These oscillations can be reduced by using the bulk modulation mechanism explained in the following section.

2.5. Bulk modulation structure

The architecture proposed attempts to augment stability by exploiting bulk modulation of pass transistor $M_{p2}$ varying the corresponding threshold voltage as per the load variations. The transconductance variation bulk

![Figure 2](Image)
transconductance is a function of source to bulk voltage \( V_{sb} \) [13]. An undershoot that results due to the load variation from low to high is coupled by \( C_1 \) to the bulk terminal of \( M_{p2} \) as shown in Figure 2. The corresponding threshold voltage variation leads to the required increment in drain current, thereby reducing undershoots and also settling faster. The bulk potential is restored to its nominal value (1.8 V) at the end of load transition. Therefore, the bulk modulation precipitates the movement of the dominant pole towards compensating zero, thereby improving stability. A similar improvement can be found in the transient response during the converse load transition. This topology employs bulk modulation of the pass transistor with only two passive elements \( R_1 \) and \( C_1 \) without consuming extra quiescent current, thereby conserving the power and reaping more benefits as compared to [13]. The corresponding transfer function for the proposed architecture is as follows:

\[
\frac{V_{out}}{V_{Mf1}} = \frac{X_1 \times X_3}{1 + X_1 \times X_3 \times \beta + X_5 \times X_3}, \tag{1}
\]

where

\[
X_1 = \frac{V_{ab}}{V_{Mf1}} = \frac{g_{M1}}{R_b \left( 1 + sC_br_6 \right)} - \frac{g_{M1}}{2g_{M6}r_{d6}}. \tag{2}
\]

\[
X_3 = \frac{V_{ab}}{V_{out}} = \frac{g_{M4}sB}{g_{M4} + sB}. \tag{3}
\]

\[
X_5 = \frac{V_{out}}{V_{ab}} = g_{M_{p1}} + g_{M_{p2}}(r_{c1} \parallel r_{c2}) \times \frac{1}{1 + sC(r_{c1} \parallel r_{c2})} \times \frac{1}{r_{c1}} + g_{M_{c1}} \tag{4}
\]

\[
+ \frac{g_{M_{ab1}}}{g_{M_{ab2}}} + (g_{M_{c1}} + g_{M_{ab2}}) \times \frac{r_{c1} \parallel r_{c2}}{1 + sC(r_{c1} \parallel r_{c2})} \times \frac{g_{M_{p2}}}{1 + R_1}.
\]

\[
\beta = \frac{R_{F2}}{R_{F1} + R_{F2}}. \tag{5}
\]

3. Results

The proposed LDO provides a nominal regulated output voltage of 1.6 V for a dropout of 200 mV at 100 mA load current and is implemented in UMC 0.18 \( \mu \)m CMOS technology using the cadence design systems spectre tool. The proposed architecture consumes a quiescent current that varies from 1.5 \( \mu \)A at no load to 20 \( \mu \)A at full load. The frequency response is depicted in Figure 3. It demonstrates the loop system stability of the LDO for \( C_1 = 1 \) pF and \( C_{out} = 40 \) pF. The phase margin is 54.56\(^\circ\) at no load current and 84.96\(^\circ\) at full load current.

The transient response of the proposed LDO is shown in Figure 4, which also includes the corresponding plot for the conventional on-chip LDO. The impact of pass transistor segmentation and bulk modulation are shown explicitly.

An undershoot of 722.29 mV with settling time of 1.59 \( \mu \)s and an overshoot of 200 mV with settling time of more than 10 \( \mu \)s is observed for the conventional LDO. Adaptive biasing with pass transistor segmentation reduces undershoot to 340.84 mV and settling time to 1 \( \mu \)s. The reduction in overshoot of 88.58 mV can be observed with corresponding settling time of 4.15 \( \mu \)s. The inclusion of bulk modulation to the LDO reduces undershoot to 171.24 mV with settling time of 443.59 ns while restricting the overshoot to 82.92 mV.

The load regulation of the proposed regulator is shown in Figure 5. It is observed that the proposed regulator exhibits a load regulation of 0.104 mV/\( \text{mA} \).
The ability of the LDO to reject the power supply ripple rejection (PSRR) is demonstrated in Figure 7 by superimposing a 200 mV ripple at 1 MHz on the supply. It can be seen that the LDO offers a power supply rejection of $-43.37$ dB at 10 Hz and $-32$ dB at 1 MHz at a load current of 100 mA.
Figure 5. Load regulation of the proposed regulator for a input 1.8 V supply voltage.

Figure 6. Line regulation of the proposed regulator at the load current of 100 mA.

Figure 7. Power supply rejection ratio of the proposed regulator at 100 mA load current.

The proposed architecture exhibits a current efficiency $\eta$ of 99.89%, which is evaluated from the following equation (6):

$$\eta = \frac{V_{out} \times I_{out}}{V_{in} \times (I_{out} + I_q)} \times 100$$

(6)

The quiescent current (IQ) variation of the proposed regulator against load current is shown in Figure 8. The pass transistor $M_{p1}$ supports lower load currents up to 2.5 mA while the higher range currents are supported by both $M_{p1}$ and $M_{p2}$.

The layout of the proposed regulator is given in Figure 9. The worst case transient response at different process corners is reported in Table 1. It is observed from the tabulated values that the variation in undershoot/overshoot along with settling times is meager for the case of corner (tt and ff). However, there is a slight degradation in performance due to the worst case of slow (lightly doped PMOS and NMOS) corner due to the drop in the gain of the pass transistor occurring due to lower conductivity of the lightly doped PMOS pass transistor.
Figure 8. Quiescent current consumption as a function of load current.

Figure 9. Layout of the proposed LDO.

Table 1. Transient response at various process corners.

<table>
<thead>
<tr>
<th>Process corners</th>
<th>Undershoot/settling time</th>
<th>Overshoot/settling time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Typical-Typical</td>
<td>171.24 mV/427.375 ns</td>
<td>84.196 mV/4.85 µs</td>
</tr>
<tr>
<td>Slow-Slow</td>
<td>247.734 mV/997.625 ns</td>
<td>119.917 mV/5.743 µs</td>
</tr>
<tr>
<td>Fast-Fast</td>
<td>119.215 mV/542.681 ns</td>
<td>69.65 mV/3.42 µs</td>
</tr>
</tbody>
</table>

The load regulation performance is provided in Table 2. It is envisaged from the results reported that variation in load regulation is almost negligible with temperature.

Table 2. Load regulation at different temperatures.

<table>
<thead>
<tr>
<th>Temperature (0 °C)</th>
<th>V_{out}(V)@100 mA</th>
<th>V_{out}(V)@0 mA</th>
<th>Load Regulation (mV/mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>−40</td>
<td>1.60003</td>
<td>1.60077</td>
<td>0.074</td>
</tr>
<tr>
<td>27</td>
<td>1.59993</td>
<td>1.60113</td>
<td>0.012</td>
</tr>
<tr>
<td>85</td>
<td>1.59987</td>
<td>1.60255</td>
<td>0.026</td>
</tr>
</tbody>
</table>

A comparison with the latest state of the art LDOs is shown in Table 3. The architecture proposed in this paper uses a 40 pF output capacitor similar to that of [13, 14] but consumes a lower quiescent current of 1.5 µA at no load. It can be observed the proposed architecture improves the transient response by decreasing undershoot and overshoot voltages. Further, this design shows an improvement in load transient settling time comparable to the state of the art LDOs illustrated in Table 3. The lower load regulation of 0.104 mV/mA achieved from the proposed LDO is better than that of its counterparts. The response time is given by \( T_R \) in Eq. (7) and the overall performance of the architecture is given by the figure of merit (FOM) shown in Eq. (8).

\[
T_R = \frac{C_{out}}{I_{max}}, \quad \text{(7)}
\]

\[
FOM = \frac{T_R I_Q}{I_{max}}, \quad \text{(8)}
\]
Table 3. State of the art LDOs comparison.

<table>
<thead>
<tr>
<th>Reference</th>
<th>Year</th>
<th>Technology</th>
<th>Nominal voltage</th>
<th>Supply voltage</th>
<th>Dropout voltage</th>
<th>Outputcap. ($C_{out}$)</th>
<th>Line reg.</th>
<th>Load reg.</th>
<th>Quiescent current ($I_Q$)</th>
<th>Load current ($I_{max}$)</th>
<th>$\Delta I_{Q,max}$</th>
<th>Undershoot ($\Delta V_{out}$) / Settlingtime</th>
<th>Overshoot/Settlingtime</th>
<th>PSRR</th>
<th>Current efficiency@100mA</th>
<th>FOM</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2010</td>
<td>0.35 $\mu$m</td>
<td>1.2 V</td>
<td>1.4 V</td>
<td>200 mV</td>
<td>100 pF</td>
<td>-</td>
<td>0.4 mV/mA</td>
<td>43 $\mu$A</td>
<td>100 mA</td>
<td>99 mA</td>
<td>70 mV/3 $\mu$s / 1 $\mu$A -&gt; 100 mA</td>
<td>70 mV/3 $\mu$s / 100 mA -&gt; 0 mA</td>
<td>-</td>
<td>99.96%</td>
<td>30.40 ns</td>
</tr>
<tr>
<td></td>
<td>2010</td>
<td>0.09 $\mu$m</td>
<td>1 V</td>
<td>1.2 V</td>
<td>200 mV</td>
<td>50 pF</td>
<td>-</td>
<td>0.1 mV/mA</td>
<td>8 $\mu$A</td>
<td>100 mA</td>
<td>99 mA</td>
<td>62 mV/2 $\mu$s / 1 $\mu$A -&gt; 100 mA</td>
<td>72 mV/2 $\mu$s / 100 mA -&gt; 0 mA</td>
<td>-</td>
<td>99.98%</td>
<td>2.48 ns</td>
</tr>
<tr>
<td></td>
<td>2012</td>
<td>0.35 $\mu$m</td>
<td>1 V</td>
<td>1.2 V</td>
<td>200 mV</td>
<td>100 pF</td>
<td>-</td>
<td>0.078 mV/mA</td>
<td>4 $\mu$A</td>
<td>100 mA</td>
<td>100 mA</td>
<td>105 mV/5 $\mu$s / 0 -&gt; 100 mA</td>
<td>50 mV/5 $\mu$s / 100 mA -&gt; 0 mA</td>
<td>-</td>
<td>99.98%</td>
<td>29.40 ns</td>
</tr>
<tr>
<td></td>
<td>2016</td>
<td>0.18 $\mu$m</td>
<td>1.6 V</td>
<td>1.8 V</td>
<td>200 mV</td>
<td>100 pF</td>
<td>-</td>
<td>4 mV/mA</td>
<td>4.8 $\mu$A</td>
<td>100 mA</td>
<td>100 mA</td>
<td>180 mV/4 $\mu$s / 0 -&gt; 100 mA</td>
<td>200 mV/1.5 $\mu$s / 1 mA -&gt; 100 uA</td>
<td>-</td>
<td>99.99%</td>
<td>3.45 ns</td>
</tr>
<tr>
<td></td>
<td>2017</td>
<td>0.18 $\mu$m</td>
<td>1.6 V</td>
<td>1.8 V</td>
<td>200 mV</td>
<td>40 pF</td>
<td>0.39 mV/V</td>
<td>0.104 mV/mA</td>
<td>1.5 $\mu$A</td>
<td>100 mA</td>
<td>100 mA</td>
<td>0.0157 mV/V / 100 mA</td>
<td>82.92 mV/3.6 $\mu$s / 100 mA -&gt; 0 mA</td>
<td>-</td>
<td>99.89%</td>
<td>0.98 ns</td>
</tr>
</tbody>
</table>

where $C_{out}$ is output capacitor, $\Delta V_{out}$ is undershoot voltage, $I_{max}$ is the maximum load current, and $I_Q$ represents the quiescent current at lower load currents. The improvement in the performance of the LDO is evident from the lowest figure of merit of 0.98 ns. This paper has presented an ultralow power and fast LDO regulator with its reduced quiescent current and good transient response. The incorporation of schemes like adaptive biasing, bulk modulation, and high slew rate control element assists them. The adaptive biasing extends closed loop bandwidth, bulk modulation instantaneously meets the demands of transient response by its controls over the pass transistor drive while gate voltage reaches supply voltage, and a control stage improves the slew rate at the gate of the pass transistor. The frequency compensation sustains stability for a wide range of load currents. Although the reported LDO has higher quiescent compared to the LDO reported in [14] by a meager amount, the improved transient response, high current efficiency, and better settling time are benefits for digital applications that demand quick response in nanoseconds.

4. Conclusions

This paper presents a low power and fast LDO regulator with its reduced quiescent current and improved transient response. The adaptive biasing with pass transistor segmentation optimizes the quiescent current requirements in tune with the load variations. This adaptive frequency compensation sustains stability for a wide range of load currents. This topology restricts the undershoot/overshoot to 171 mV/82 mV for a load current transition between 0 and 100 mA with load capacitor of 40 pF and by virtue of bulk modulation further assists in reducing transient voltage ripple and settles the overall response within 443.58 ns. The topology LDO regulator is designed using 0.18 $\mu$m UMC CMOS process by consuming 1.5 $\mu$A quiescent current at no loads.

The LDO with improved transient response, high current efficiency, and better settling time is comparable to state of the art LDOs and is suitable for fast changing digital loads.
References


