Optimized designs of reversible arithmetic logic unit

Ali BOLHASSANI\textsuperscript{1}, Majid HAGHPARAST\textsuperscript{2,\textsuperscript{*}}
\textsuperscript{1}Department of Computer Engineering, Arak Branch, Islamic Azad University, Arak, Iran
\textsuperscript{2}Department of Computer Engineering, Yadegar-e Imam Khomeini (RAH) Shahre Rey Branch, Islamic Azad University, Tehran, Iran

Received: 26.05.2015 • Accepted/Published Online: 27.03.2016 • Final Version: 10.04.2017

Abstract: Reversible logic has emerged as a promising paradigm in various domains, such as low power VLSI design, quantum cellular automata, and nanotechnology-based systems. The arithmetic logic unit (ALU) is one of the main components of any central processing unit. In this paper we propose two new reversible ALUs using elementary quantum gates, with more functions compared to the existing designs. The results show that the proposed designs are better than the existing counterparts in terms of cost-metrics and the number of functions generated. The proposed reversible ALUs can be used in the implementation of quantum computers. All the designs are with nanometric scales.

Key words: Reversible logic, quantum computing, quantum logic gates, arithmetic logic unit, reversible arithmetic logic unit

1. Introduction

Nanotechnology is a branch of engineering that has appeared promising due to the design and manufacturing of extremely small electronic devices built at the molecular level of matter. Nanodevices create a platform for microelectronic devices that have novel properties because of their small size and the ability to control or manipulate matters on an atomic scale. Based on this definition, the implementation of logic circuits using the properties of elementary particles is introduced. One of the most fundamental obstacles in the development of smaller and more powerful circuits is the shrinkage of transistor sizes and power dissipation [1]. Irreversible hardware computation inherently results in power dissipation. It is due to information loss. However, in reversible operations information is neither lost nor erased between two computation stages. Thus, we have zero power dissipation in reversible circuits. Landauer demonstrated that in irreversible circuits the amount of power dissipated due to the loss of each bit of information, regardless of its realization technique, is at least KTln2 J, where K is the Boltzmann constant (1.38 \times 10^{-23} \text{ J K}^{-1}) and T is the absolute temperature at which the operation is being implemented [1–5]. In 1973, Bennett [6] showed that to avoid the amount of energy wasted in the form of heat, the computation must be carried out in a reversible way [1,4–8] and all quantum computations should be reversible. Reversible computation models are both forward and backward deterministic, i.e. reversible logic allows the reproduction of inputs from observed outputs. A reversible arithmetic logic unit (ALU) is a vital portion of a quantum computer [9–18]. This paper targets two approaches for designing reversible ALUs. The presented circuits are evaluated over the existing designs and found to be cost-effective. The remainder of this paper is divided into four sections. In Section 2, we outline the basic conceptions of reversible logic,
quantum computing, and some fundamental quantum gates. Section 3 presents two designs for reversible ALUs using elementary quantum gates. In Section 4, the evaluation of the proposed designs and a comparison to the existing works, subjected to all possible defects, are summarized. Section 5 gives the conclusions.

2. Basic concepts
In this section, we have presented the basic principles pertaining to reversible logic, quantum computing, elementary quantum logic gates, optimization parameters, and arithmetic logic unit.

2.1. Reversible logic gate
Reversible logic is considered as a newly developed field of study for reduction of the physical entropy gain that holds promise for quantum computing [2,19–21]. In reversible logic, every input pattern has a unique output pattern and the numbers of inputs and outputs in reversible circuits are the same [3–6]. If the function F is reversible then there is a unique one-to-one mapping between an n-input vector and a corresponding n-output vector [4,7–9]. An \( n \times n \) reversible logic gate can be denoted as \( I_v \leftrightarrow O_v \), where \( I_v = (I_0, I_1, \ldots, I_n) \) is the input vector and \( O_v = (O_0, O_1, \ldots, O_n) \) is the output vector. Neither fan-out nor feedback is permitted in reversible circuits [2–6].

2.2. Optimization parameters
To evaluate reversible logic circuits, the researchers considered different cost-metrics such as the number of garbage outputs, constant inputs, quantum cost, and hardware complexity [2–4,7–9,21]. The reductions of the number of garbage outputs, constant inputs, quantum cost, and hardware complexity are required to improve the circuits [7–9,19–21]. In our proposed ALUs, these parameters have been partly improved using an efficient optimization methodology that is elaborated on in this section.

**Quantum cost**: Quantum cost is the number of elementary \( 1 \times 1 \) and \( 2 \times 2 \) quantum logic gates [2–4,7,8].

**Constant inputs**: Constant inputs refer to the number of inputs that are to be maintained constant either at logical value 0 or 1 in order to serve the desired function of the circuit [2–4,7–9,21].

**Garbage output**: Garbage outputs are just added to the circuits to maintain reversibility [2,7–9]. The garbage outputs are primary output lines, which do not perform any useful operations for further calculations [7–9,21]. We try to use a minimum number of constant inputs and garbage outputs.

**Hardware complexity**: This refers to the total number of the logical calculations in a circuit that is determined by counting the number of AND, NOT, and XOR operations [8–10,14–18]. To compute the hardware complexity of the reversible circuits we assume that:

- \( \alpha \) = Number of two input EX-OR gates.
- \( \beta \) = Number of two input AND gates.
- \( \delta \) = Number of NOT gates.

2.3. Quantum computing
Every quantum circuit works on QUBIT states, described by a two-dimensional complex Hilbert space of spinors-states, with the assumption of a two-level quantum system [1,4,18–21]. Eq. (1) represents the Boolean values
0 and 1 for states of quantum bits.

$$|1\rangle = \begin{pmatrix} 1 \\ 0 \end{pmatrix} \quad \text{and} \quad |0\rangle = \begin{pmatrix} 0 \\ 1 \end{pmatrix}$$  \hspace{1cm} (1)$$

Any state of a QUBIT may be written as $$|\psi\rangle = a |0\rangle + b |1\rangle$$, where a and b are complex numbers such that $$|a|^2 + |b|^2 = 1$$. Quantum logic gates are inherently reversible constructs based on reversible logic [1,11–13,18–21]. These are described in forms of matrices, which are efficient methods for the formulation of quantum computers [11,12,18,19]. A quantum circuit Q is a cascade of quantum gates $$q_i$$, i.e. $$Q = (q_0, q_1, \ldots, q_{n-1})$$. The most common quantum gates act on the spaces of one or two QUBITS [1,4,18–21]. In quantum mechanics, the operations on QUBITS are described by matrix multiplications specified by fundamental quantum logic gates [1,4,11,16–21]. The unitary operations on these QUBITS are NOT, CNOT, Controlled-V, and Controlled-V+ gates [1,4–8,11,18]. In general, a quantum n \times n gate is defined by a $$2^n \times 2^n$$ matrix, so the quantum 1 \times 1 NOT gate can be shown by the following 2 \times 2 matrix. It is the most used basic quantum gate (as a single QUBIT that is inverted) [8,11–13,18–20].

$$\text{NOT:} \quad |0\rangle \rightarrow |1\rangle \equiv \begin{pmatrix} 0 \\ 1 \end{pmatrix} \quad \text{and} \quad |1\rangle \rightarrow |0\rangle \equiv \begin{pmatrix} 1 \\ 0 \end{pmatrix}$$

$$\text{NOT} \equiv \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$$  \hspace{1cm} (2)$$

To apply the NOT gate to a state $$\begin{pmatrix} a \\ b \end{pmatrix}$$ vector, we multiply the corresponding state vector by the matrix representation of the gate as follows.

$$\text{NOT} \begin{pmatrix} a \\ b \end{pmatrix} = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} \begin{pmatrix} a \\ b \end{pmatrix} = \begin{pmatrix} b \\ a \end{pmatrix}$$  \hspace{1cm} (3)$$

The CNOT gate can be represented by the following 4 \times 4 matrix.

$$\text{CNOT} |01\rangle = |01\rangle$$
$$\text{CNOT} |01\rangle = |01\rangle$$
$$\text{CNOT} |10\rangle = |11\rangle$$
$$\text{CNOT} |11\rangle = |10\rangle$$

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 \end{bmatrix}$$  \hspace{1cm} (4)$$

The CNOT gate acts on two QUBITS, labeled as the control and the target bit [1,11–13,16–19]. The target QUBIT is inverted if the control QUBIT is 1.

2.4. Fundamental quantum gates

Any reversible circuit can be realized using 1 \times 1 and 2 \times 2 quantum reversible gates. We can compare reversible circuits by counting their fundamental quantum gates such as NOT, Controlled-V, Controlled-V+, and CNOT [1,4–8,11–13,18]. The primitive quantum gates can be applied on a QUBIT state as basic operations in a quantum computer. The 2 \times 2 quantum gate can be constructed using one of the inputs as a control line. Each of these primitive 2 \times 2 quantum reversible gates has the quantum cost of 1.

**Quantum NOT gate**: A NOT gate is a 1 \times 1 quantum gate as shown in Figure 1.

**Quantum CNOT gate**: The CNOT transforms the computational basic states, which acts on two bits: one control bit and another target bit. The second bit is negated if the first bit is in state $$|1\rangle$$, and it leaves the
target bit unchanged otherwise [1,8,11,18]. The target bit is inverted when the control bit is \( |1\rangle \). The CNOT gate is shown in Figure 2.

\[
\begin{align*}
|c\rangle & \quad \quad |c\rangle \\
|t\rangle & \quad \quad |c \oplus t\rangle
\end{align*}
\]

**Figure 1.** The symbol of \( 1 \times 1 \) elementary quantum NOT gate.

**Figure 2.** The symbol of \( 2 \times 2 \) elementary quantum CNOT gate.

**Quantum Controlled-V and Controlled-V+ gates:** The Controlled-V and the Controlled-V+ gates are the other fundamental \( 2 \times 2 \) primitive quantum gates [8,11–13,16–19]. The second input is propagated to the output in both Controlled-V and V+ gates when the control input is zero [4,8,11]. If the control line is 1, the values on their target lines will be changed using the transformation given by the matrix

\[
V = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}^{1/2} = \frac{1+i}{\sqrt{2}} \begin{bmatrix} 1 & -i \\ -i & 1 \end{bmatrix} \quad \text{and} \quad V^+ = \frac{1-i}{\sqrt{2}} \begin{bmatrix} 1 & i \\ i & 1 \end{bmatrix} \]

[1,4,8,11–13,18–21]. The quantum configurations of the Controlled-V and the Controlled-V+ gates are shown in Figures 3 and 4. The V gate is also known as the square root of NOT. The V+ gate is the Hermitian of V with properties presented in Eq. (5) [1,4,8,11,18].

\[
V \times V = \text{NOT}, \quad V \times V^+ = V^+ \times V = I, \quad V^+ \times V^+ = \text{NOT}
\]

**Figure 3.** Quantum equivalent circuit of \( 2 \times 2 \) Controlled-V gate.

**Figure 4.** Quantum equivalent circuit of \( 2 \times 2 \) Controlled-V+ gate.

\[
V^+ = \text{NOT; } V^+ \times V = I; \quad V^+ \times V^+ = \text{NOT}
\]

**Integrated qubit gates:** Another type of fundamental \( 2 \times 2 \) quantum gates are known as integrated qubit gates [8,11–13,16–19]. When the control input is zero, then the second input is propagated to the output in both Controlled-V and V+ gates [4,8,11]. The quantum representations of both patterns for these gates are shown in Figures 5 and 6.

\[
\begin{align*}
\begin{array}{c}
A \quad \quad \quad \quad A \\
B \quad \quad \quad \quad V \\
\text{If A then V(B)} \\
\text{Else B}
\end{array}
\end{align*}
\]

**Figure 5.** Quantum representation of the first pattern for integrated QUBIT gate.

**Figure 6.** Quantum representation of the second pattern for integrated QUBIT gate.

2.5. Arithmetic logic unit

The ALU is an important part of every CPU and programmable computing devices [8–12]. An ALU performs one of several possible functions on two operands, A and B, depending on control inputs [9–12]. The ALU can perform various kinds of arithmetic and logic operations on data such as addition (ADD), subtraction, multiplication (not including integer division), carry output (\( C_{out} \)), increment, decrement, AND, OR, NAND,
NOR, XOR, NOT (logic inversion or complement), shift and rotation, multiplexing (MUX), and NO operation (buffer, transfer, pass-through) [9–13,16–18].

3. Proposed designs

This paper focuses on the design of reversible ALUs that can be part of a programmable reversible computer. In order to design an effective reversible ALU, the cost-metrics and the number of logical and arithmetic operations must be considered [10–18]. In this study, we try to construct new reversible ALUs with more arithmetic operations compared to the existing ALUs. We propose two designs of cost-effective reversible ALUs, which can handle different elementary arithmetic and logical operations. The proposed reversible ALU circuits produce the greatest number of calculations at the lowest quantum cost and hardware complexity compared with the existing counterparts. Thus, our proposed designs are better than the existing designs. The comparisons between the proposed designs and the existing designs are reported.

In the first approach, the proposed reversible ALU has 10 inputs and 10 outputs. The inputs consist of three data inputs (A, B, and Cin), five select lines (S0, S1, S2, S3, and S4), and two constant inputs (set at zero). Three control inputs, S1, S2, and Cin, are not propagated to the outputs. The inputs of A, S0, S3, and S4 propagated to the outputs. The other outputs are A ⊕ B ⊕ S0, ADD, Cout/Borrow, Result (main output), and two garbage outputs (G1, G2). The first proposed design can produce 10 operations (3 arithmetic and 7 logical calculations). The first design for a 1-bit reversible ALU is depicted in Figure 7. It requires one dotted rectangle, eight V, four V+, and eight CNOT gates. The dotted rectangle is equivalent to a CNOT gate with a quantum cost of unity. The first design has a total quantum cost of 21 and the hardware complexity of this circuit is 17α + 7β + 1δ. The functions of the first approach are shown in Table 1. According to this table, the circuit produces three functions consisting of ADD, SUB, and Carry out, which are arithmetic functions, and also seven basic operations including AND, NAND, OR, NOR, XOR, XNOR, and Transfer, which are logical functions in output dependent on the existence values in control inputs. The first proposed reversible ALU has three fixed outputs consisting of ADD, Cout/Borrow, and A, which are independent of select inputs (S0, S1, S2, S3, and S4). Two logical functions, labeled XOR and XNOR, are produced by select line S0, i.e. if the value in S0 is set to zero the XOR function (A ⊕ B) will be produced, or else XNOR is displayed in output.

![Figure 7. The proposed reversible ALU using elementary quantum gates (Design # 1).](image-url)
Table 1. Logical and arithmetic operations performed by the first proposed reversible ALU.

<table>
<thead>
<tr>
<th>C_{in}</th>
<th>S_4</th>
<th>S_3</th>
<th>S_2</th>
<th>S_1</th>
<th>S_0</th>
<th>Outputs</th>
<th>Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>A + B + C_{in}</td>
<td>ADD</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>A + B + C_{in}</td>
<td>SUB</td>
</tr>
<tr>
<td>×</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>AB</td>
<td>AND</td>
</tr>
<tr>
<td>×</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>(AB)</td>
<td>NAND</td>
</tr>
<tr>
<td>×</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>(A + B)</td>
<td>OR</td>
</tr>
<tr>
<td>×</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>(A + B)</td>
<td>NOR</td>
</tr>
<tr>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>0</td>
<td>A ⊕ B</td>
<td>XOR</td>
</tr>
<tr>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>(A ⊕ B)</td>
<td>XNOR</td>
</tr>
<tr>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>×</td>
<td>(A ⊕ B)</td>
<td>C_{in} + AB</td>
</tr>
</tbody>
</table>

In the second approach, the proposed reversible ALU has 10 circuit lines (10 inputs and 10 outputs). The second proposed design of the 1-bit reversible ALU is shown in Figure 8. We have designed this reversible ALU using primitive quantum logic gates. In this approach we used one dotted rectangle, ten V, five V+, and eight CNOT gates. From this reversible ALU we get three input values (A, B, C_{in}), three select lines (S_0, S_1, S_2), and four constant inputs (kept at logical value 0). The main outputs are the product of F (as a final result output) and C_{out}. The other outputs are garbage outputs: G_1, G_2(= S_0 ⊕ S_1), G_3(= B ⊕ S_0 ⊕ S_1), G_4(= S_0 ⊕ S_2), G_5(= S_2 ⊕ C_{in}), G_6, G_7, and G_8(= S_1 ⊕ B). The data inputs A, B, and C_{in} and the selection input lines S_0, S_1, and S_2 may be propagated to the output. In the second design, the total quantum cost is 24. It has 4 constant inputs and produces 8 garbage outputs. The hardware complexity of this circuit is $16\alpha + 7\beta + 2\delta$. We can construct an n-bit ALU by cascading N numbers of this 1-bit ALU circuit. We see that the inputs A, B, and C_{in} can be controlled depending on the values of the selection lines S_0, S_1, and S_2 and carry input (C_{in}). It produces 12 different operations, either arithmetic or logical, depending on the input values of A, B, and C_{in} (as carry input). This circuit has three select control signals (S_0, S_1, S_2) with a provision for realizing different logical and arithmetic operations. Different operations generated by the second design are given in Table 2. The particular function can be selected through S_0, S_1, S_2, and C_{in}. The second presented ALU circuit can implement 12 universal operations. It produces six arithmetic functions consisting

![Figure 8. The proposed reversible ALU using elementary quantum gates (Design # 2).](image-url)
of ADD, SUB, ADD with Carry, SUB with Borrow, Increment, and Decrement, as well as six logical operations including AND, OR, XOR, XNOR, Complement, and Transfer.

Table 2. Logical and arithmetic operations performed by the second proposed reversible ALU.

<table>
<thead>
<tr>
<th>C_{in}</th>
<th>S_0</th>
<th>S_1</th>
<th>S_2</th>
<th>Output equals</th>
<th>Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>F = A</td>
<td>Transfer A</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>F = A + 1</td>
<td>Increment A</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>F = A + B</td>
<td>Addition</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>F = A + B + 1</td>
<td>Add with Carry</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>F = A + B'</td>
<td>Subtract with Borrow</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>F = A + B' + 1</td>
<td>Subtraction</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>F = A - 1</td>
<td>Decrement A</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>F = A, B</td>
<td>Transfer B , A</td>
</tr>
<tr>
<td>×</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>F = A \n B</td>
<td>OR</td>
</tr>
<tr>
<td>×</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>F = A \oplus B</td>
<td>XOR</td>
</tr>
<tr>
<td>×</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>F = A \cap B</td>
<td>AND</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>F = A'</td>
<td>Complement</td>
</tr>
</tbody>
</table>

4. Results and discussion

In this section we present the evaluation results of our proposed designs. Table 3 shows the comparison of two proposed reversible ALUs with the existing counterparts in [13–18,22]. The presented reversible ALUs have several major advantages compared to the previous works. The proposed designs have the lowest quantum cost and hardware complexity, which are the important parameters in evaluation of quantum circuits. The constant inputs and garbage output bits of the proposed circuits are significantly lower. The other advantage of our proposed designs is the number of produced functions.

Table 3. Comparative experimental results of different one-bit reversible ALU circuits.

<table>
<thead>
<tr>
<th>Designs</th>
<th>Select inputs</th>
<th>Constant inputs</th>
<th>Garbage outputs</th>
<th>Quantum cost</th>
<th>Hardware complexity</th>
<th>Logical and arithmetic* operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design #1</td>
<td>5</td>
<td>2</td>
<td>2</td>
<td>21</td>
<td>17\alpha + 7\beta + 1\delta</td>
<td>7 + 3* = 10</td>
</tr>
<tr>
<td>Design #2</td>
<td>3</td>
<td>4</td>
<td>8</td>
<td>24</td>
<td>16\alpha + 7\beta + 2\delta</td>
<td>6 + 6* = 12</td>
</tr>
<tr>
<td>Design in [13]</td>
<td>5</td>
<td>2</td>
<td>2</td>
<td>24</td>
<td>19\alpha + 11\beta + 2\delta</td>
<td>4 + 2* = 6</td>
</tr>
<tr>
<td>Design in [14]</td>
<td>4</td>
<td>4</td>
<td>8</td>
<td>29</td>
<td>14\alpha + 13\beta + 8\delta</td>
<td>4 + 8* = 12</td>
</tr>
<tr>
<td>Design in [15]</td>
<td>3</td>
<td>5</td>
<td>6</td>
<td>30</td>
<td>19\alpha + 16\beta + 3\delta</td>
<td>3 + 1* = 4</td>
</tr>
<tr>
<td>Design in [16]</td>
<td>7</td>
<td>2</td>
<td>4</td>
<td>35</td>
<td>22\alpha + 20\beta + 8\delta</td>
<td>6 + 2* = 8</td>
</tr>
<tr>
<td>Design in [17]</td>
<td>4</td>
<td>10</td>
<td>12</td>
<td>53</td>
<td>28\alpha + 23\beta + 9\delta</td>
<td>8 + 4* = 12</td>
</tr>
<tr>
<td>Design in [18]</td>
<td>3</td>
<td>6</td>
<td>11</td>
<td>27</td>
<td>18\alpha + 9\beta + 2\delta</td>
<td>4 + 8* = 12</td>
</tr>
<tr>
<td>Design #1 in [22]</td>
<td>3</td>
<td>2</td>
<td>3</td>
<td>19</td>
<td>N/A</td>
<td>4 + 2* = 6</td>
</tr>
<tr>
<td>Design #2 in [22]</td>
<td>5</td>
<td>1</td>
<td>2</td>
<td>20</td>
<td>N/A</td>
<td>4 + 8* = 12</td>
</tr>
<tr>
<td>Design #3 in [22]</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>N/A</td>
<td>5 + 5* = 10</td>
</tr>
</tbody>
</table>

As shown in Table 1 our first approach produces 10 elementary operations, and according to Table 2 the second proposed circuit produces 12 elementary operations, which are more than the number of functions in the existing works in [13,15,16] and the first approach in [22]. Parameters with a star (\*) symbol in Table 2 indicate the number of arithmetic functions.
In [16] and [17], the number of lines is 13, while our design has 10 lines. It is equal to [13–15]. Morrison et al. in [16] presented a reversible ALU, which produces 8 functions with 7 select inputs, while we reduced the number of select inputs to 5 lines with 9 functions. In our first approach the numbers of garbage outputs and constant inputs are better compared to the existing circuits in [14–18] and are equal to existing circuits in [13].

Apart from more logical and arithmetic operations, the cost-metrics offered by our proposed reversible ALUs in this study are also much better than the existing counterparts in [13–18,22].

Three approaches for reversible ALU are suggested [22]. The total quantum cost of the first existing 1-bit ALU in [22] is 19. The constant inputs and garbage outputs are 2 and 3, respectively. The first existing design in [22] uses 3 select inputs and produces only 6 operations (4 logical and 2 arithmetic functions). The second existing ALU in [22] employs 1 constant input and requires 5 select inputs. It produces 2 garbage outputs. It has quantum cost of 20 and produces 12 operations (4 logical and 8 arithmetic functions). The third ALU in [22] has no garbage outputs and constant inputs. Its quantum cost and number of select inputs are 12 and 5, respectively. The third ALU in [22] produces 10 operations (5 logical and 5 arithmetic functions).

In this paper the first proposed design is better than the first design in [22] in terms of number of garbage outputs and the number of logical and arithmetic operations. Our second proposed design is better than the first design in [22] in terms of the number of generated logical and arithmetic operations. The second proposed design is better than the second design in [22] in terms of the number of select inputs. It is better than the third design in [22] in terms of the number of select inputs and the number of produced logical and arithmetic operations.

We have introduced two approaches for designing the reversible ALU, both aimed at reducing the number of garbage outputs, constant inputs, quantum cost, hardware complexity, and select input lines and arithmetic/logical operations.

From Table 3 we can see that the first proposed design is better than the designs of [13–18] in terms of quantum cost and hardware complexity. The first proposed design is better than [14,15,17,18] in terms of constant inputs. It produces 2 garbage outputs, which is better than the designs of [14–18] and the first design of [22].

The second proposed design required only 3 select inputs to generate the target outputs while the designs of [13,14,16,17] and the second and third approaches in [22] need more than three select inputs. The second proposed design is better than [13–18] in terms of hardware complexity. It produces 12 logical and arithmetic operations, which is better than the existing designs of [13,15,16] and the first and third approaches in [22].

If the number of produced operations is important for a designer, then five different designs in Table 3 have 12 operations. Between them our proposed design #2 is the best choice. If the designers want to have at least 8 operations, then 8 different designs in Table 3 have at least 8 operations. Among them our proposed design #1 is the best choice.

5. Conclusions

In this paper, we put forward two novel approaches for 1-bit reversible ALU design, which are constructed by the combination of elementary quantum gates. The proposed ALUs can handle many logical and arithmetic operations. The first design fundamentally uses 5 control inputs and 3 data inputs in order to select one of the 7 logical functions and 3 arithmetic operations. The second design has 3 control inputs and 3 data inputs in order to realize 6 logical calculations and 6 basic arithmetic operations. Design of the ALU requires thorough
optimization in terms of its cost-metrics and architectural complexity. The proposed designs are compared with the existing counterparts. The improvements are reported. If the designers want to have at least 8 operations, then 8 different designs exist. Between them our first proposed design is the best choice. If the number of produced operations is important for a designer, five different designs exist, which have 12 operations. Among them our second proposed design is the best choice.

References


