The use of FPGA in field-oriented control of an induction machine

Ozkan AKIN, Irfan ALAN
Department of Electrical and Electronics Engineering, Faculty of Engineering
Ege University, Bornova, 35100, Izmir-TURKEY
e-mail: ozkan.akin@ege.edu.tr, irfan.alan@ege.edu.tr

Abstract

In this study, the feasibility of embedding the field oriented control (FOC) of an induction machine into field programmable gate arrays (FPGA) is investigated. An indirect FOC of an induction machine is simulated in a Matlab Simulink environment using a Xilinx System Generator implemented in a Xilinx Spartan-3 XC3S200 FPGA board. Design of the developed controller for the induction machine is simulated via a Simulink full digital platform. The resulting design has a flexible and modular structure where the designer can customize the hardware blocks by changing the number of inputs, outputs, and algorithm when it is compared to the designs implemented using classical microcontrollers and digital signal processors. With its flexibility, other control algorithms can easily be programmed and embedded into the FPGA.

The controller developed can be imbedded and implemented on the Digilab S3 Spartan-3 XC3S200 FPGA development board produced by the Digilent Company. Performance of the developed system has been tested at different load torques and various induction machine speeds.

Key Words: Field Orientation Control, Induction Machine, Field Programmable Gate Arrays (FPGA), Matlab Simulink, Xilinx System Generator, VHDL

1. Introduction

The field of controlled electrical drives has seen rapid expansion in recent years, due mainly to achievements obtained in semiconductors for both power and signal electronics. The technological improvements have opened the way for really effective drive designs. The electrical machine drive controls have become more accurate and robust than ever. Vector controlled AC drives have taken their share from these achievements. As is known, a vector controlled AC machine acquires almost every advantage of converter controlled DC machine while getting rid of the mechanical commutation problems. On the other hand, this control structure yields a high dynamic performance by achieving a better steady state and transient control [1].

Nowadays, Field Programmable Gate Arrays (FPGAs) have been widely used as key components in implementing high performance processors. The speed, size and the number of inputs and outputs of a
modern FPGA far exceeds that of a microprocessor or DSP processor. FPGA is ideally suited for making
high-performance processors with a capability for implementing highly parallel arithmetic architectures [2].

Field Orientation Control (FOC) was initially proposed at the beginning of the 1970s by F. Blashke [3]
and, similarly, Direct Torque Control (DTC) was initially proposed in mid 1980s by Depenbrock [4, 5]. Takahashi
and Noguchi [6, 7] worked on vector control methods of ac machines. Although FOC ac machines exhibit DC
servo performance, this type of control method is disadvantaged due to the dependence of the method on motor
parameter variations. In recent years, many studies have been conducted to accurately determine these motor
parameters and subsequently integrate them into the control structure. On the other hand, the DTC method
is simple, independent of parameter variation and does not require a current controller. However, the DTC
method does not have good performance at low speeds due to its dependence on induced speed voltage. Studies
employing the DTC have tried to overcome this disadvantage, but since the solutions are both complex and
introduce parameter dependence, the attractiveness of this method is diminished.

Thought Digital Signal Processor (DSP) technologies are available for digital ac motor control applications
[8], with achievements in Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays
(FPGAs), the usage of ASICs and FPGAs in motor control and drive applications are, too, becoming widespread
[9]. Introduced in 1984, FPGAs initially provided only peripheral interface to main processors. They now are
starting to be used in tasks varying from the main controller in motor control applications, to control the whole
system [10].

The first applications of FPGAs in motor control started with Herbert and Beierke [11] and continued
with Cirstea, Imecs, Monmasson, Poure and their research groups [12, 13, 14, 15].

Induction machine vector control studies using ASIC-FPGAs employing VHDL and Verilog Hardware
Description Languages have been reported in literature [3, 9, 16, 17, 18, 19, 20,]. In some part of these studies,
DTC [16, 17, 18, 20] and FOC [3, 9] drives are designed by using VHDL language; and in others FOC drives
are designed by using Verilog language [19]. This design by International Rectifier (IR) engineers is a flexible
ASIC design developed as a unique servo-on-a-chip Application Specific Standard Product (ASSP) which can
compete with classical motion DSPs for cost sensitive applications [19].

Classical processor standard design flow is followed in FPGA designs using VHDL/Verilog hardware
description languages. This classical design flow causes a great deal of time consumption in the controller
design of complex systems, as in the case of high performance ac servo drives. The reduction in the design time,
the increase in the design reusability, reliability and accuracy would reduce the time to market and the cost of
the production. For this reason and they provide virtual prototype production; Xilinx System Generator (XSG)
[7, 21, 22, 23, 24, 25] and VHDL-AMS [26] usage have become widespread.

Very complex designs can be made easily with graphical algorithm approach, even by users foreign
to the VHDL/Verilog programming languages, by using the Xilinx System Generator in Matlab/Simulink
environment. Vector control algorithm designs completed with this method allows one to observe easily
the effects of hysteresis band, different PI controller coefficients in speed regulator, bit capacity and different
sampling times of Analog/Digital Converter (ADC), the width of the fixed point system used in the design on flux
and torque performance of the machine in simulation environment before the system is tested experimentally.
An optimized controller can be designed with appropriate changes. VHDL/Verilog codes can be obtained
automatically from Xilinx System Generator after completing the design in software environment, and then can
be downloaded to the FPGA chip to complete the design in hardware. Thus, since the errors that might occur during the experimental tests is reduced to a minimum even before the tests during the software design stage, the experimental costs would be reduced as well.

DTC controller [7, 23] and vector controller applications with rotor flux estimation [22] have been reported in the literature. A motor control library has been formed for vector control applications by using Xilinx System Generator in Matlab/Simulink environment and this library is used in the field-oriented control of induction machine fed from a hybrid converter [10, 21].

Here in this study, an indirect field oriented controller is modeled by a Xilinx System Generator in Matlab/Simulink environment and induction machine is driven by the related controller in software environment with appropriate simulations, and the results are analyzed. The VHDL codes generated automatically from Xilinx System Generator are embedded in a Spartan 3 FPGA kit [27].

2. Background

A simple block diagram of indirect field orientation control of an induction machine is given in Figure 1. In this study, the synchronous reference frame equations are used in the simulations, and that is why the superscript “e” is used in the flux and torque component current parameters in the figure.

![Figure 1. A simple block diagram of a field oriented controlled induction machine.](image)

The main advantages of field orientation control of induction machines is full motor torque capability at low speed, better dynamic response, higher efficiency in a wider speed range, decoupled control of torque and flux, short term overload capability as far as the inverter allows, and four quadrant operation [1].

The dynamic torque expression is similar to the steady state torque expression and it requires the usage of currents calculated from the dynamic model of the induction machine. Field orientation control approach needs more calculations than other standard control techniques. In real time applications, these calculations could be realized in many different ways such as analog circuitry, microprocessors, PIC microcontrollers and DSPs. The achievements obtained in the digital system technology enables nowadays 3 to 4 CPUs to be embedded in a single Field Programmable Gate Array (FPGA) thus making it possible to make these calculations within the FPGA itself without any further need of implementing related calculation units using other processors outside as a peripheral unit.
2.1. Synchronous reference frame dynamic model of induction machine

The synchronous reference frame equations in d- and q-axis model of the induction machine are:

\[ v_{qs} = r_s i_{qs} + p \lambda_{qs} + w_e \lambda_{ds} \]  
\[ v_{ds} = r_s i_{ds} + p \lambda_{qs} - w_e \lambda_{qs} \]  
\[ v_{qr} = 0 = r_r i_{qr} + p \lambda_{qr} + (w_e - w_r) \lambda_{dr} \]  
\[ v_{dr} = 0 = r_r i_{dr} + p \lambda_{dr} - (w_e - w_r) \lambda_{qr} \]  
\[ \lambda_{qs} = L_s i_{qs} + L_m i_{qr} \]  
\[ \lambda_{ds} = L_s i_{ds} + L_m i_{dr} \]  
\[ \lambda_{qr} = L_m i_{qs} + L_r i_{qr} \]  
\[ \lambda_{dr} = L_m i_{ds} + L_r i_{dr} \]  

Here, \( p \) denotes the differential operator \( \frac{d}{dt} \). The torque expression in \( d^e, q^e \) variables is given as

\[ T = \frac{3}{2} P L_m L_r \left( \lambda_{dr}^e i_{qs}^e - \lambda_{qr}^e i_{ds}^e \right) \]  

If it is rewritten in complex vector notation it can be given in the form

\[ T = \frac{3}{2} P L_m L_r \text{Im} \left( \lambda_{qdr}^e \times i_{qds}^e \right) \]  

where \( \text{Im} \) denotes the imaginary part of the complex product, and where

\[ \lambda_{qdr}^e = \lambda_{qr}^e - j \lambda_{dr}^e \]  
\[ i_{qds}^e = i_{qs}^e - j i_{ds}^e \]  
\[ i_{qds}^{e*} = i_{qs}^{e*} - j i_{ds}^{e*} \]

It was shown that the desired torque control could be achieved if the current component that produced the rotor flux and the current component that produced torque could be decoupled. To further illustrate this, the rotor flux \( \lambda_{qdr}^e \) is allowed to be aligned with the d-axis so that

\[ \lambda_{dr}^e = \lambda_{qdr}^e = \lambda_{qr}^e - j \lambda_{dr}^e \]  

and

\[ \lambda_{qr}^e = 0. \]  

If the constraints given in equations (14) and (15) are maintained, equations (5)–(8) can be represented by the vector diagram in Figure 2 [28].

946
Figure 2. Induction machine vector diagram with $\lambda_{dr}^e$ set to zero.

This vector diagram illustrates the field oriented control concept in $d^e$, $q^e$ variables. Using equations (14) and (15) a new torque equation can be defined. Setting $\lambda_{qr}^e$ to zero in equations (7), (9) and (10), the new torque equation becomes

$$T = \frac{3}{2} \frac{P L_m}{L_r} \lambda_{dr}^e i_{qs}^e . \quad (16)$$

Figure 3. The block diagram of complete system model including the controller in Matlab Simulink designed for the indirect field oriented controlled induction machine.

This torque equation only holds when field-orientation has been achieved. On the other hand, for field oriented control, the slip frequency is defined by

$$s w_e = \frac{r_r L_m}{L_r} \lambda_{dr}^e i_{qs}^e . \quad (17)$$

If equations (3) and (4) are combined using the above constraints, the rotor flux equation in the $d^e$, $q^e$
representation becomes

\[
\lambda_{dr} = \frac{L_m}{1 + \frac{L_m}{r_c p}} i_{ds}^{e} \tag{18}
\]

Equations (17) and (18) are also valid only when field orientation has been achieved.

To implement the related control scheme the reference stator current components \(i_{a}^{*}, i_{b}^{*}, i_{c}^{*}\) must be produced for the induction machine [28].

3. Usage of Xilinx System Generator in the controller design

Matlab Simulink software package provides a powerful high level modeling environment for people who are involved in system modeling and simulations. Xilinx System Generator Tool developed for Matlab Simulink package is widely used for algorithm development and verification purposes in Digital Signal Processors (DSP) and Field Programmable Gate Arrays (FPGAs). System Generator Tool allows an abstraction level algorithm development while keeping the traditional Simulink blocksets, but at the same time automatically translating designs into hardware implementations that are faithful, synthesizable, and efficient [29].

Here in this study, an indirect field oriented controlled induction machine driven by a Voltage Source Inverter (VSI) is analyzed by using a Matlab Simulink model. The control signals for the VSI in the related model are generated by the Xilinx FPGA chip. But, the FPGA chip needs Very-high-speed Hardware Description Language (VHDL) codes to generate the control signals for the related controller. Normally, Matlab Simulink Package does not provide an interface for the VHDL needed for the controller to be embedded in the FPGA chip. However, the Xilinx System Generator Tool provides such an interface, that is, a control algorithm developed by Xilinx System Generator Tool convenient to be used with traditional Simulink blocksets can be translated to the VHDL codes needed for the controller to be embedded in the FPGA chip.

The following section briefly introduces system modeling using the Xilinx System Generator Tool.

3.1. System Modeling Using the Xilinx System Generator

The formation of a DSP design begins with a mathematical description of the operations needed for the controller and ends with the hardware realization of the algorithm. The hardware implementation is rarely faithful to the original functional description, instead it is faithful enough. The challenge is to make the hardware area and speed efficient, while still producing acceptable results.

In a typical design flow supported by System Generator, the following steps are followed:

1. Describe the algorithm in mathematical terms;
2. Realize the algorithm in the design environment, initially using double precision;
3. Trim double precision arithmetic down to fixed point;
4. Translate the design into efficient hardware [29].

3.2. Real Time System Modeling via Simulink

In this study, Xilinx FPGA application board is taken as a basis for a real time application. When the control algorithm design of the controller is completed in Matlab Simulink environment by using Xilinx System
AKIN, ALAN: The use of FPGA in field-oriented control of an induction machine,

Generator, it can be translated automatically into VHDL programming language and then can be embedded into the Xilinx FPGA application board.

Here, the Matlab Simulink environment forms the basis for the design of the controller utilized for the indirect field orientation control of induction machine. The difference in this design is that it includes not only the realization of the mathematical model to represent the natural behavior of the system controlled, but also the realization of the controller using FPGA. Xilinx blocksets used in the design obtained by the Xilinx System Generator can be added to the Matlab Simulink library and used by the Simulink Software.

The block diagram of complete system model including the controller in Matlab Simulink developed for the indirect field oriented controlled induction machine is shown in Figure 3. The sub-block called Spartan 3 represents the model of the FPGA based controller.

Required control algorithms within the Spartan 3 block are designed digitally with Xilinx blocksets whose general block diagram view is given in Figure 4. Later, they are added to the Matlab Simulink library, and the realization of required controller is completed by running the Spartan 3 block together with the other Simulink blocksets in the system, namely, the induction machine and inverter blocks.

![Figure 4. General block diagram view of the controller design (inside view of Spartan-3 in Figure 3).](image)

The tests for the indirect field oriented controlled induction machine using FPGA based controller are carried out using a Matlab Simulink Model. The system response for the positive and negative speed references and the loading and unloading performances are investigated through the simulations using the related model.

Here, all the control blocks and related sub-blocks of the design developed using Xilinx Blocksets in Matlab Simulink Environment are shown and explained.

The system model developed for each subblock is explained further in the following subsections.

### 3.3. Design Stages for the FPGA Based Controller

In this study, the design stages for the required arithmetic and logical operations for the field oriented controller are carried out in a hierarchical and modular fashion. In this way, the construction, development and error checking steps are made easy. The general view of the complete controller design is given in Figure 4, and the sub-blocks of the design can be described as follows:

- Speed Error Block
- Proportional Integral (PI) Controller and Torque Reference Limiter Block
3.3.1. Speed Error Block

The indirect field orientation control of the induction machine is realized with a speed regulator. A speed error block is a straightforward block where the difference between the reference speed and measured speed is calculated. Inputs of this block are reference speed and the measured speed. The output of this block is the difference between the two speeds. This block is easily realized with a Xilinx difference block.

3.3.2. Proportional Integral (PI) Controller and Torque Reference Limiter Block

The speed error obtained from the speed error block is applied as input to both the Proportional (P) block and the Integral (I) block. After the error data is processed in each block, the outputs of each block are added to form the PI controller output to be applied as input to the torque limiter block as shown in Figure 5. When the output of the PI controller exceeds the limit values of the torque, the limiter block limits it and generates the appropriate torque reference.

![Figure 5. Proportional Integral (PI) and torque limiter block realization.](image)

In the simulations, for the first 2 seconds a step speed reference of +0.7 pu is applied, and later -0.7 pu is applied. A load profile of 0 pu for the first second (between seconds 0 and 1), 1.0 pu between seconds 1 and 2, zero pu between seconds 2 and 3, and -1.0 pu between seconds 3 and 4 is applied for the control block having the above speed reference.

3.3.2.1. Design of the Proportional (P) controller block

Proportional gain value $K_1 = 35$ is selected, as shown in Figure 6 for the design of the proportional block; that is, speed error is multiplied by 35 and the result is applied as the output of the proportional block.

![Figure 6. Design of the Proportional (P) block.](image)
3.3.2.2. Design of the Integral (I) controller block

Integral gain value $K_I = 5$ is selected, as shown in Figure 7, and $\Delta t = 0.0007813$ s is selected for the design of the integral block. Thus speed error is multiplied by $5\Delta t$ and applied to the “a” input of the “AddSub” block, where it is then added to input “b;” input “b” is the output of the net integral block.

![Figure 7. Design of the Integral (I) block.](image)

3.3.2.3. Design of the torque reference limiter block

Output of the PI control block is applied as input to the torque reference limiter block shown in Figure 8. The torque reference limiter block provides the generation of torque component current command for the controlled induction machine. This block limits the value coming from the PI output between $\pm 1.2$ pu. The detailed design of the torque limiter block is shown in Figure 8.

![Figure 8. Design of the torque reference limiter block.](image)

As illustrated, if the PI output is greater than +1.2 pu, then the “lo” signal becomes “true” (logic 1); if it is smaller than +1.2 pu, then the “lo” signal becomes “false” (logic 0), if it is smaller than -1.2 pu then the “hi” signal becomes “true” (logic 1), if it is greater than -1.2 pu then the “hi” signal becomes “false” (logic 0).

Considering the above alternatives, the related multiplexer output is listed below in Table 1.

<table>
<thead>
<tr>
<th>“hi”</th>
<th>“lo”</th>
<th>Multiplexer Output</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>d0</td>
<td>No need to limit, transfer the PI output as it is to the Mux Out.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>d1</td>
<td>Need to limit with +1.2 pu, apply +1.2 pu to the Mux Out.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>d2</td>
<td>Need to limit with -1.2 pu, apply -1.2 pu to the Mux Out.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>d3</td>
<td>Such a case cannot occur, Mux Out is meaningless.</td>
</tr>
</tbody>
</table>

Table 1. Output decision logic for the torque reference limiter multiplexer.
### 3.3.3. Rotor field angle generation block

The block which is designed to generate the rotor field angle shown in Figure 4 as “teta” block is composed of three Xilinx sub-blocks. The general view of rotor field angle calculator block is shown in Figure 9.

**Figure 9.** Detail design of the Teta block in Figure 4. Block converts mechanical rotor field angle $\theta_e$ to the electrical angle information.

One of the sub-blocks called as “swe” takes the torque component current command as input, and generates the electrical slip-frequency related angle, $\theta_s$, assuming constant and rated flux-linkage level for the machine. This block is shown in Figure 10 and will be explained more in detail later.

**Figure 10.** Detail design of the block labeled swe in Figure 9; also may be known as the Electrical Slip-Frequency Related Angle Generation Block.

The other sub-block called as “teta position” in Figure 9 takes the mechanical angle information and converts it to the electrical angle information. This block is shown in Figure 11. Here, the mechanical angle information coming from the encoder is multiplied by 2 which is the pole pair number for the machine considered. Since the result would overflow and be out of $2\pi$ range in some cases, the correct value for the electrical angle is generated between 0 and $2\pi$ range by means of Xilinx comparator and subtracter blocks.
In an induction machine there is only a single slip-frequency that corresponds to a pair of torque and flux component currents. In order to achieve a high precision torque control by means of field orientation control, the slip-frequency should be defined and the field angle should be calculated precisely. If the flux component current is held constant, a single slip-frequency occurs for each of the torque component currents. The slip-frequency block shown in Figure 10 calculates this slip-frequency described by equation (17). Here, coefficient $K_s$ is defined as

$$K_s = \frac{r_r L_m}{L_r X_{dr}^e}. \quad (19)$$

The $K_s$ coefficient calculated using equation (19) ($K_s = 15.4$ for the induction machine used in this study) is multiplied by the torque component current command $i_{qs}^*$, to obtain the slip-frequency information $sw_e$ described by equation (17). Later, the electrical slip-frequency related angle $\theta_s$ is calculated by taking the integral of this quantity using Xilinx blocks. Integral taking process is based on the logic of multiplying the incoming values by the smallest time that can be shown in the number system used, $\Delta t = 0.0007813$ s, and collecting the summation in an accumulator by setting the operating time of the adder block to the same $\Delta t$. The electrical slip-frequency related angle $\theta_s$ is obtained by appropriately keeping the result within the range $(-2\pi, 2\pi)$.

Slip frequency related angle $\theta_s$ and electrical rotor angle $\theta_r$ generated in the blocks shown in Figure 10 and Figure 11, respectively, are summed up with an adder to generate the rotor field angle reference $\theta_e^*$ and the result is kept within the range $(0, 2\pi)$. It is important to note here that, to generate sine and cosine waveforms appropriate to the rotor field angle reference, it is required to make the result compatible with the inputs of sine and cosine, blocks. This is achieved by multiplying the result by 40.75, which is obtained from dividing 256 by $2\pi$. Figure 12 shows this electrical rotor field angle generator block. The whole of this block appears as “Theta Ref” sub-block in Figure 9. As can be seen from the output of this block, the output values are generated between 0 and 255. Sine and cosine blocks accept these binary values as inputs and generate appropriate sine and cosine values between -1 and +1.
Figure 12. Electrical Rotor Field Angle Generator Block (detail of the block labeled Teta Ref in Figure 9); where 
\[ \theta^*_e = \theta_s + \theta_r. \]

The following equation summarizes the relation between the \( \theta_e \) in radians and \( \theta^*_e \) in binary format:
\[
\theta^*_e = \theta_e \frac{2^{THETA\text{-}WIDTH}}{2\pi} = \theta_e \frac{2^8}{2\pi} = \theta_e \frac{256}{2\pi}.
\] (20)

Parameter \( \theta_e \), which has radian unit, is the output of the block labeled “AddSub1” in Figure 12. To convert the \( \theta_e \) in radians to binary format, \( \theta_e \) is multiplied by \( 2^{THETA\text{-}WIDTH} \) and divided by \( 2\pi \). The \( THETA-WIDTH \) in our case is 8-bit, so \( 2^8 \) is equal to 256.

The sine and cosine blocks receive \( \theta^*_e \) in binary format as input and generate sine and cosine values according to the relation
\[
\begin{bmatrix}
-\theta^*_e / 2^{OUTPUT\text{-}WIDTH} - 2 / 2^{OUTPUT\text{-}WIDTH} - 2 \\
+\theta^*_e / 2^{OUTPUT\text{-}WIDTH} - 2 / 2^{OUTPUT\text{-}WIDTH} - 2
\end{bmatrix} = \begin{bmatrix}
-\theta^*_e / 256 - \theta^*_e / 256 \\
+\theta^*_e / 256 + \theta^*_e / 256
\end{bmatrix}.
\] (21)

3.3.4. Transformation block from the d, q synchronous reference frame to the a, b, c stator reference frame: \( (d^e, q^e) \rightarrow (a, b, c) \)

The transform block from the d, q synchronous reference frame to the a, b, c stator reference frame, denoted by the sub-block labeled “Spartan-3” in Figure 3, is shown in Figure 4 as the “DQ-ABC2” sub-block.

The sub-blocks required to complete the transformation are shown in Figure 4. One of these sub-blocks is labeled “Sincos” and the other is labeled “Subsystem.”

Figure 13. Sub-blocks required to complete the dq-abc transformation (DQ-ABC2 Block in Figure 4).

“Sincos” sub-block shown in Figure 13 generates \( \sin(\theta) \) and \( \cos(\theta) \) outputs that corresponds to the input “teta” values which vary in between 0 and 256, as explained in the “tetaref” sub-block. “Gateway-Out” and
“Gateway In” sub-blocks used at the input of “SineCosine” sub-block shown in Figure 14 are used to generate appropriate format teta values. The outputs generated by this sub-block which are in 9\_7 format are transformed to 14\_7 format appropriate to the next blocks by using “Gateway-Out” and “Gateway In” sub-blocks.

![Figure 14. Detailing of the Sincos sub-block.](image)

The sub-block labeled “Subsystem” embedded in the “DQ-ABC” sub-block is shown in Figure 15. The required calculations for reference frame transformations, as explained before, are made by Xilinx sub-blocks, as can be seen from the figure. In this sub-block, the transformations shown in Figure 16 are realized. Initially the stator reference frame torque component current command, $I_{q}^{*}$, and the flux component current command $I_{d}^{*}$ are generated by using inverse Park Transformation from the sine and cosine of the electrical rotor field angle $\theta^{*}$, together with the synchronous reference frame torque component current command $I_{q}^{*}$ and flux component current command $I_{d}^{*}$. Later, the stator reference frame three phase current commands, $I_{a}^{*}$, $I_{b}^{*}$, $I_{c}^{*}$, are generated by using inverse the Clark Transformation from these stator reference frame torque component current command $I_{q}^{*}$ and the flux component current command $I_{d}^{*}$. At the end of these transformations the outputs of the “DQ-ABC” sub-block, namely the stator reference frame three phase current commands $I_{a}^{*}$, $I_{b}^{*}$, $I_{c}^{*}$, are generated.

![Figure 15. Subsystem (d, q, e) → (a, b, c) transformation sub-block.](image)
3.3.5. Inverter switching signals generation block

If the generated a, b, c phase current commands are processed by comparing them with the measured and digitized a, b, c phase currents in the Hysteresis Control Sub-block, shown in Figure 17, the inverter switching signals at the output are generated. Initially the difference between the command and the measured currents are obtained, later these differences are applied to the inputs of the sub-blocks which contribute to hysteresis control, and logic-1 or logic-0 level signals are generated at the outputs to achieve the appropriate switching.

![Figure 17. Hysteresis control sub-block.](image)

It is worth to note here that although the switching signals are at 400 kHz in this block, the frequency is reduced to 20 kHz in the Hysteresis Control Block by appropriate gateway connections. This value can be changed and adjusted to any other value by the user.

![Figure 18. The “Subsystem” sub-blocks appearing in Figure 17 form the hysteresis control for a single phase.](image)
3.4. Simulation of the system modeled in Matlab Simulink with the controller embedded into a Xilinx Spartan-3 FPGA designed using the Xilinx system generator

The indirect field-oriented controlled induction machine, whose controller is embedded into a Xilinx Spartan-3 Field Programmable Gate Array (FPGA) by means of the Xilinx System Generator Toolbox, is simulated via a complete system modeled in Matlab Simulink environment, as shown in Figure 3. Design details of the controller developed using Xilinx System Generator are provided in the preceding sections.

The induction machine is initially operated as a motor with a 0.7 pu speed reference applied during the first 2 seconds and -0.7 pu for the next 2.5 seconds. The machine is operated at no load during the first second, then it is loaded with 1.0 pu load during the next second, it is unloaded for the following 1.5 seconds, and loaded with -1.0 pu for the last second of simulation time interval. The actual speed obtained from the simulation is shown in Figure 19. It is important to note that the signals are represented in per unit (pu) values in simulations and it is required to multiply them by their respective base values to be able to find the corresponding real values.

![Figure 19. The actual speed for the simulated indirect field oriented controlled.](image)

To be able to achieve the related speed regulation a torque reference is generated and regulated depending on the load torque applied. Figure 20 shows the load torque versus generated torque of the machine for the operation described above.

For the same operating conditions, the reference and the actual machine currents are provided in Figure 21. A magnified view of these currents around the speed and phase reversal of the machine is given in Figure 22.

The resources spent for the related design in Spartan 3 xc3s200 FPGA board can be observed after the simulation is run by using the resource estimator block. For the design used in this study, resources spent are listed in Table 2 with the results represented in percentage of total related resources.
Figure 20. The generated torque for the simulated indirect field oriented controlled induction machine.

Figure 21. An actual and reference phase current view for the simulated indirect field oriented controlled induction machine.

Figure 22. A magnified view of Figure 21 around the speed and phase reversal. A close comparison of actual and reference phase currents.
AKIN, ALAN: The use of FPGA in field-oriented control of an induction machine,

**Table 2.** Resource report for the design.

<table>
<thead>
<tr>
<th>Resource</th>
<th>Count</th>
<th>Total</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slices</td>
<td>1736</td>
<td>1920</td>
<td>90.4%</td>
</tr>
<tr>
<td>Number of Slice Flip Flops</td>
<td>1316</td>
<td>3840</td>
<td>34.2%</td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>3172</td>
<td>3840</td>
<td>82.6%</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>662</td>
<td>173</td>
<td>382%</td>
</tr>
<tr>
<td>Number of GCLKs</td>
<td>1</td>
<td>8</td>
<td>12%</td>
</tr>
</tbody>
</table>

One thing important to note here is that the number of I/O blocks is exceeded. But, this is a normal case as MATLAB takes into account many measurement and follow-up related variables as I/O blocks and the real design actually would not have them. So, in the real design this number would not be exceeded. As a result, it has been observed that the Spartan 3 FPGA board is sufficient to realize the related design.

**Conclusion**

In this study, the feasibility of Field Programmable Gate Array (FPGA) usage in field oriented induction machine controller design is investigated. In this work, an indirect field oriented controller is preferred for the design of the controller. The sub modules required for the completion of the controller designed are introduced and realized by means of digital blocks provided by Xilinx System Generator in Matlab/Simulink environment.

After the completion of the design stage of the controller, the whole system including the motor, the power converter and the controller is modeled using Matlab/Simulink environment. The whole model is then simulated to see the effect of the controller in the control of the system. The Simulink measurement tools are used to observe and follow-up the output signals of each sub-block of the design and these signals are analyzed and evaluated until obtaining the proper operation. It has been shown that the designed controller can achieve the desired torque control with appropriate speed regulation in both transient and steady state.

The developed controller is directly converted to a Hardware Description Language codes without any change in the design by using Matlab Xilinx System Generator blocks after the controller is designed and its accuracy is verified by the Simulink. Later, I/O pins are assigned and the design is downloaded to the Spartan 3 FPGA via Xilinx ISE Foundation Program. This design structure provides the designer a reliable, precise and time saving design realization option.

Another important advantage of using Xilinx System Generator design structure is that it provides resource estimation to the user so that the user can determine an appropriate FPGA for his design.

On the other hand, the induction machine controller design completed with the method used in this study allows the designer to observe easily the effects of hysteresis band, different PI controller coefficients in the regulator, bit capacity and different sampling times of Analog/Digital Converter (ADC), the width of the fixed point system used on flux and torque performance of the machine in simulation environment before the system is tested experimentally. An optimized controller can be designed with appropriate changes by foreseeing and reducing the errors even in the design stage thus reducing the cost for developing experimental prototype.

**Acknowledgements**

Financial support of Ege University from the project numbered 03.Müh.042 and Xilinx Hardware and Software supports are greatly appreciated.
References


speed control without speed measurement”, IEEE Transaction on Industrial Applications, Vol 28, pp. 581- 588,


with the Use of FPGA Circuit”, ARPN Journal of Engineering and Applied Sciences, Vol. 3, No. 2, ISSN: 1819-6608,
2008.

pp. P4-33 to P4-38, 1998.

[9] A. Aounis, S. E. Cirstea, M. N. Cirstea, “Reusable VHDL Architectures for Induction Motor PWM Vector Control,


1994.

on Reusable VHDL Digital Architectures and FPGA Implementation”, PCIM 2002 Power Electronics Intelligent

Configurable Vector Control System”, PCIM 2001 Power Electronics Intelligent Motion Power Quality, Nuremberg,

[14] P. Poure, F. Aubepart, F. Braun, “ICs for real time Motion Control: A design methodology for rapid
prototyping”, PCIM 2001 Power Electronics Intelligent Motion Power Quality, Nuremberg, Germany, pp. 211-216,

AKIN, ALAN: The use of FPGA in field-oriented control of an induction machine,


